GS81314LQ18GK-106

GSI Technology
464-GS81314LQ18GK106
GS81314LQ18GK-106

Mfr.:

Description:
SRAM 1.2/1.25V 8M x 18 144M

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
Minimum: 10   Multiples: 10
Unit Price:
₹-.--
Ext. Price:
₹-.--
Est. Tariff:

Pricing (INR)

Qty. Unit Price
Ext. Price
₹49,383.54 ₹4,93,835.40

Product Attribute Attribute Value Select Attribute
GSI Technology
Product Category: SRAM
RoHS:  
144 Mbit
8 M x 18
1.066 GHz
Parallel
1.35 V
1.2 V
2.3 A
0 C
+ 85 C
SMD/SMT
BGA-260
Tray
Brand: GSI Technology
Memory Type: QDR-IVe
Moisture Sensitive: Yes
Product Type: SRAM
Series: GS81314LQ18GK
Factory Pack Quantity: 10
Subcategory: Memory & Data Storage
Tradename: SigmaQuad-IVe
Type: SigmaQuad-IVe B2
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
CNHTS:
8542319090
CAHTS:
8542320041
USHTS:
8542320041
JPHTS:
854232029
KRHTS:
8542321020
TARIC:
8542324500
MXHTS:
8542320201
ECCN:
3A991.b.2.b
Origin Classifications
Country of Origin:
Not available
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

Quad SRAMs

GSI Technology Quad SRAMs combine capacity and performance with the ability to transfer four beats of data (two beats per data bus) in a single clock cycle. SigmaQuad SRAMs are synchronous memories with separate read and write data buses with unequaled transaction rates by competitors.

SigmaQuad-IVe ECCRAMs

GSI Technology SigmaQuad-IVe ECCRAMs are the Separate I/O half of the SigmaQuad-IVe/SigmaDDR-IVe family of high performance ECCRAMs. The devices are similar to GSI's third generation of networking SRAMs but offer several new features that help enable significantly higher performance. GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by SER events. These events include cosmic rays, alpha particles, etc. The resulting Soft Error Rate of these devices is anticipated to be <0.002 FITs/Mb. A 5-order-of-magnitude improvement over comparable SRAMs with no on-chip ECC, which typically have an SER of 200FITs/Mb or more.