CD74AC164M

595-CD74AC164M
CD74AC164M

Mfr.:

Description:
Counter Shift Registers 8-Bit Ser-In/Prl-Out Shift Register

Lifecycle:
End of Life:
Scheduled for obsolescence and will be discontinued by the manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 128

Stock:
128 Can Dispatch Immediately
Quantities greater than 128 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
₹-.--
Ext. Price:
₹-.--
Est. Tariff:

Pricing (INR)

Qty. Unit Price
Ext. Price
₹102.42 ₹102.42
₹74.30 ₹743.00
₹62.89 ₹1,572.25
₹62.80 ₹6,280.00
₹59.38 ₹59,380.00
₹56.60 ₹2,26,400.00
₹52.38 ₹4,19,040.00

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
₹61.99
Min:
1

Similar Product

Texas Instruments CD74AC164M96
Texas Instruments
Counter Shift Registers 8-Bit Ser-In/Prl-Out Shift Register A 59 A 595-CD74AC164M

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
Serial to Parallel
1 Circuit
8 bit
SOIC-14
74AC
CMOS
2
157 ns, 17.5 ns, 12.5 ns
1.5 V
5.5 V
- 55 C
+ 125 C
Tube
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: MY
Function: Shift Register
Mounting Style: SMD/SMT
Number of Output Lines: 8
Operating Supply Voltage: 1.5 V to 5.5 V
Product Type: Counter Shift Registers
Series: CD74AC164
Factory Pack Quantity: 50
Subcategory: Logic ICs
Unit Weight: 129.400 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542319090
CAHTS:
8542390000
USHTS:
8542390090
KRHTS:
8542311000
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99

CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers

Texas Instruments CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers have two serial inputs (A and B) connected through an AND gate and an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either will set the input data line low. Data at A and B can be changed while CLK is high or low, provided the minimum set-up time requirements are met.