LMK1D2102LRGTT

Texas Instruments
595-LMK1D2102LRGTT
LMK1D2102LRGTT

Mfr.:

Description:
Clock Buffer Low additive jitter LVDS buffer

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 376

Stock:
376 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Long lead time reported on this product.
Minimum: 1   Multiples: 1   Maximum: 50
Unit Price:
₹-.--
Ext. Price:
₹-.--
Est. Tariff:

Pricing (INR)

Qty. Unit Price
Ext. Price
₹1,053.87 ₹1,053.87
₹823.71 ₹8,237.10
₹765.94 ₹19,148.50
Full Reel (Order in multiples of 250)
₹765.94 ₹1,91,485.00

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Clock Buffer
RoHS:  
5 Output
575 ps
LVDS
VQFN-16
LVDS, LVPECL, HCSL, CML, LVCMOS
250 MHz
1.71 V
3.465 V
LMK1D2102L
- 40 C
+ 105 C
Brand: Texas Instruments
Duty Cycle - Max: 55 %
Mounting Style: SMD/SMT
Operating Supply Current: 20 mA
Packaging: Reel
Packaging: Cut Tape
Product Type: Clock Buffers
Factory Pack Quantity: 250
Subcategory: Clock & Timer ICs
Type: Ultra Low Additive Jitter LVDS Buffer
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99
Origin Classifications
Country of Origin:
Philippines
Assembly Country of Origin:
Philippines
Country of Diffusion:
Germany
The country is subject to change at the time of shipment.

LMK1D210xL Low Additive LVDS Buffers

Texas Instruments LMK1D210xL Low-Additive LVDS Buffers are low noise dual clock buffers that distribute one input to a maximum of two (LMK1D2102L), four (LMK1D2104L), six (LMK1D2106L) or eight (LMK1D2108L) LVDS outputs. The inputs can be LVDS, LVPECL, HCSL, CML, or LVCMOS. The LMK1D210xL is designed explicitly for driving 50Ω transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin.