TSW12QJ1600EVM

Texas Instruments
595-TSW12QJ1600EVM
TSW12QJ1600EVM

Mfr.:

Description:
Data Conversion IC Development Tools ADC12QJ1600-Q1 8-ch (two synchronized 4-

This item may require additional fees and documentation. Customs delays may also occur.

Availability

Stock:
Non-Stocked
Factory Lead Time:
12 Weeks Estimated factory production time.
Minimum: 1   Multiples: 1   Maximum: 5
Unit Price:
₹-.--
Ext. Price:
₹-.--
Est. Tariff:

Pricing (INR)

Qty. Unit Price
Ext. Price
₹3,91,260.02 ₹3,91,260.02

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Data Conversion IC Development Tools
Delivery Restrictions:
 This item may require additional fees and documentation. Customs delays may also occur.
RoHS:  
Brand: Texas Instruments
Product Type: Data Conversion IC Development Tools
Series: TSW12QJ1600
Factory Pack Quantity: 1
Subcategory: Development Tools
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Compliance Codes
CAHTS:
8473302000
USHTS:
8473301180
TARIC:
8473302000
MXHTS:
8473300401
ECCN:
EAR99
Origin Classifications
Country of Origin:
United States
Assembly Country of Origin:
Not available
Country of Diffusion:
Not available
The country is subject to change at the time of shipment.

TSW12QJ1600 ADC Evaluation Module (EVM)

Texas Instruments TSW12QJ1600EVM ADC Evaluation Module (EVM) is used to evaluate the ADC12QJ1600-Q1 analog-to-digital converter (ADC) with different front-end options. ADC12QJ1600-Q1 is a 12-bit ADC capable of operating at sampling rates up to 1.6 Giga samples per second (GSPS) with four analog input channels. This evaluation module has two ADC12QJ1600-Q1 devices on the same printed circuit board (PCB). These can be used to demonstrate multiple ADC synchronizations and deterministic latency and test the performance of the ADC with various front-end options (AC-coupled transformer; DC-coupled option with LMH32401). The design also demonstrates how the clocking scheme can be simplified by daisy-chaining the PLL reference output (PLLREFO+, PLLREFO-) from one ADC to another, eliminating the need for the clock-distribution chip that is usually needed by JESD devices.