80362-1-L0

ISI
538-80362-1-L0
80362-1-L0

Mfr.:

Description:
Interface Modules XA-160M with Artix-7 FPGA DC-COUPLED

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 4

Stock:
4 Can Dispatch Immediately
Quantities greater than 4 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
₹-.--
Ext. Price:
₹-.--
Est. Tariff:

Pricing (INR)

Qty. Unit Price
Ext. Price
₹7,75,481.81 ₹7,75,481.81

Product Attribute Attribute Value Select Attribute
Molex
Product Category: Interface Modules
RoHS:  
PCIe Modules
XMC
6 Port
1.6 Gb/s
PCIe
3.3 V
3.3 V
0 C
+ 50 C
Bulk
Brand: ISI
Operating Supply Current: 3.5 A
Operating Supply Voltage: 3.3 V
Product Type: Interface Modules
Factory Pack Quantity: 1
Subcategory: Embedded Solutions
Tradename: XA-160M
Part # Aliases: 803621L0
Unit Weight: 200 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

USHTS:
8473302000
ECCN:
4A994.b

XA-160M PCI Express XMC Module

ISI / Molex XA-160M PCI Express XMC Module features two 16-bit, 160MSPS analog-to-digital converters (ADC) channels and two 16-bit, 615MSPS digital-to-analog converter (DAC) channels. This I/O module is designed for high-speed stimulus-response, ultrasound, and servo control applications. Flexible trigger methods include counted frames, software triggering, and external triggering. The sample rate clock is either an onboard programmable PLL clock source or an external clock. Data acquisition control, signal processing, buffering, and system interface functions are handled in a Xilinx Artix®-7 FPGA device. Two 256Mx16 memories offer data buffering and FPGA computing memory. The logic can be fully customized using VHDL and MATLAB using the framework logic toolset. The MATLAB BSP supports real-time hardware-in-the-loop development using the block diagram Simulink environment with Xilinx System Generator.