Choosing this option will change your currency to INR.
Please select an invoicing type.
India
Incoterms: DDP with GST added at checkout is available for GST Business Invoice Duty and customs fees paid by Mouser
Incoterms: FCA (Shipping Point) is available for Standard Invoice Duty, customs fees and taxes are collected at time of delivery.
Please confirm your currency selection:
Indian Rupee Payment options:
All major credit cards for Standard Invoice
Net Terms or Wire Transfer/Proforma for GST Business Invoice
US Dollars All Payment options available. GST Business Invoice not available in USD. Selecting USD will update your selection to Standard Invoice.
Images are for reference only See Product Specifications
Share This
The link could not be generated at this time. Please try again.
CDCU877 Phase-Lock Loop Clock Driver
Texas Instruments CDCU877 Phase-Lock Loop Clock Driver is a high-performance, low-jitter, low-skew, zero-delay buffer. It distributes a differential clock input pair (CK, /CK) to 10 differential pairs of clock outputs (Yn, /Yn) and one differential pair of feedback clock outputs (FBOUT, /FBOUT). The clock outputs are controlled by the input clocks (CK, /CK), the feedback clocks (FBIN, /FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT, /FBOUT, are disabled while the internal PLL maintains its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE does not affect Y7, /Y7, as these are free-running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.
